Bareiša, E., Jusas, V., Motiejūnas, K., & Šeinauskas, R. (2004). Testing of FPGA Logic Cells. Elektronika Ir Elektrotechnika, 56(7). Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10858