True Six-Phase Space Vector Modulation Scheme with Reduced Low Order Harmonics

T. Lipinskis^{1,2}, A. Baskys¹, V. Bleizgys^{1,3}, A. Platakis^{1,3}

¹Department of Computer Engineering, Vilnius Gediminas Technical University, Naugarduko St. 41, LT-03227 Vilnius, Lithuania ²Military Technology Centre, Gen. Jonas Zemaitis Military Academy, Silo St. 5A, LT-10322 Vilnius, Lithuania ³Center for Physical Sciences and Technology, A. Gostauto St. 11, LT-01108 Vilnius tadas.lipinskis@dok.vgtu.lt

Abstract—A novel space vector pulse width modulation (PWM) scheme based on the employment of medium magnitude space vectors for six-phase voltage source inverter has been developed. The proposed PWM scheme allows generating the six-phase voltage with the reduced level of low order harmonics. It is suitable for inverters driving six-phase AC induction motors with sinusoidal distribution of windings, with a single neutral point.

Index Terms—Six-phase inverter, single neutral, multiple dq planes, even phase number, space vector modulation.

I. INTRODUCTION

Multi-phase systems have gained interest over past decade due to some advantages over their three-phase counterparts. Some of those advantages are increased reliability because of the higher phase number, decreased torque pulsations, decreased acoustic noise, and lower current per phase. These advantages make multi-phase machines suitable for propulsion of electric cars, locomotives, ships, and aircraft [1]–[3]. However, to control multiphase machines, complex modulation techniques have to be implemented.

Most common modulation scheme used in Voltage Source Inverters (VSI) for AC machines is Space Vector PWM (SVPWM). Three-phase SVPWM was investigated many years ago, and now is industry standard for driving threephase AC machines, however extension of the three phase SVPWM theory to multiphase operation is far from trivial. This is because of increasing number of space vectors $(2^n,$ where *n* is the number of phases), and increasing number of sub-spaces where these vectors are mapped ((n-1)/2, when the phase number is odd, and (n-2)/2, when even) [4].

Increased number of subspaces is the basis for new features of multiphase machines, such as torque enhancement for concentrated winding machines by injecting harmonics, or independent driving AC machines connected in series to one VSI [5].

The new SVPWM scheme using medium space vectors

developed for six-phase VSI connected to a symmetrical load with a one neutral point (Fig. 1) is proposed in this paper.

II. PROBLEM FORMULATION

In this paper, a six-phase VSI with a load, with a single neutral point presented in Fig. 1 [6] is considered. The switching function for this type of system can be defined as m = 1 (where i = a, b, c, d, e, f) when the inverter's upper switch is on, and lower switch is off, and $m_i = 0$ when inverter switch states are inverted respectively. Then, the voltage output value for each phase in every inverter state can be calculated by the expression

$$v_i = V_{dc} \left[m_i - 1/6(m_a + m_b + m_c + m_d + m_e + m_f) \right].$$
(1)



Fig. 1. Diagram of a six-phase VSI with a six-phase symmetrical load with one neutral point.

There are 64 inverter switch combinations in total, which correspond to 64 space vectors. To acquire space vector diagrams for a six-phase VSI, it is needed to transform all the phase voltages in all possible inverter switch combinations with Clarke's transformation matrix [6]:

Manuscript received April 2, 2014; accepted September 15, 2014.

This research is funded by the European Social Fund under the project "Microsensors, microactuators and controllers for mechatronic systems (Go-Smart)" (Agreement No VP1-3.1-SMM-08-K-01-015).

$$C = \frac{2}{6} \begin{bmatrix} 1 & \cos(r) & \cos(2r) & \cos(3r) & \cos(4r) & \cos(5r) \\ 0 & \sin(r) & \sin(2r) & \sin(3r) & \sin(4r) & \sin(5r) \\ 1 & \cos(2r) & \cos(4r) & \cos(6r) & \cos(8r) & \cos(10r) \\ 0 & \sin(2r) & \sin(4r) & \sin(6r) & \sin(8r) & \sin(10r) \\ 1/2 & 1/2 & 1/2 & 1/2 & 1/2 \\ 1/2 & -1/2 & 1/2 & -1/2 & 1/2 & -1/2 \end{bmatrix},$$
(2)

where r = 2f / n, and n = 6 for six phases.

After performing Clarke's transformation, a new matrix of d-q values is created. The first column of the matrix is the d values, the second – q values of the d_1 - q_1 plane. The 3rd and 4th columns of the matrix are d-q values for d_2 - q_2 plane; the 5th and 6th columns are 0₊ and 0. components respectively. It should be noted, that so called zero sequence components 0₊ and 0_ do not form a two dimensional plane like d-q components. If we look at Fig 2(a), it can be seen that there are four kinds of vectors: large magnitude (0.66*V_{dc}*), e.g. vector no. 36, medium magnitude (0.577*V_{dc}*), e.g. 4, small magnitude (0.33*V_{dc}*), e.g. 2, and zero magnitude, e.g. 1.



Fig. 2. Space vectors of a six-phase VI: (a) - $d_1\text{-}q_1$ (main) plane, (b) - $d_2\text{-}q_2$ plane.

It should be pointed out, that the vector distribution pattern in both planes is identical, but vectors are placed differently in different planes, with the exception 4 vectors: 1, 22, 43 and 64. Vectors 1 and 64 are null vectors, which generate zero voltage in the output. Vectors 22 and 43 could be called pseudo-null vectors, because each of the vectors create an opposite voltage for the half of the load, but since the load is symmetrical, the sum of output voltage is zero.



Fig. 3. Zero sequence component 0- magnitudes for all space vectors.

Also the magnitudes and phases of some vectors, e.g. 4 and 40 in Fig. 2(a), are the same, therefore these vectors are redundant in the d_1 - q_1 plane, however their phases are different in d_2 - q_2 plane. This means, that vectors can be redundant in a local, one plane's scale, however on a global scale, the vectors are not redundant. This fact should be always taken into account, when generating a reference voltage vector for the inverters output, otherwise, unwanted output voltage distortions might appear.

All odd phase number vector diagrams have also one feature – they can be divided into 2n symmetrical sectors in angle increments of /n [5], [7]. This is not exactly true for a six-phase VSI, it can be divided into 2n = 12 sectors, however then, the sectors would be asymmetrical.

There are also two single dimension zero sequence components. The zero sequence component 0_+ will not exist in a star connected load with one isolated neutral, and therefore can be ignored. But if the phase number is even, like in this case, the component 0_- will exist, and could not be ignored [4]. The magnitude of each vector 0_- component is shown in Fig. 3.

III. MEDIUM SPACE VECTOR PWM

If one has ever investigated odd phase number VSI's, the most intuitive choice for implementing space vector modulation would be dividing the d_1 - q_1 plane into sectors, and use various vectors, definitely including largest ones, to form the output voltage. This method was implemented in author's earlier work [6], and was proven to be fairly successful. The only drawback of this method is that there is a fair amount of third harmonic in the output, so this scheme is not efficient in driving AC motors with sinusoidal distribution of windings, because third harmonic would produce reverse torque.

After further analysis of the space vector planes, it was found that harmonic appears from the 0. plane. It may be seen from Fig. 2 that all largest magnitude vectors in the main plane (d_1-q_1) , e.g. vector 36, are zero magnitude in d_2 q_2 , however in 0. plane (Fig. 3) they are not zero. Third

1

harmonic is generated, if, for example, we are trying to build a reference voltage vector from vectors 36 and 8, it seems that in d_2 - q_2 plane they are zero, and no harmonics should be generated, however in 0. plane they are of different magnitudes, which do not sum up to zero, therefore an output vector of some magnitude is formed, which leads to the third harmonic being generated. The solution to this problem would be to find vectors in the same sector of d_1 - q_1 plane, which cancel each other out in d_2 - q_2 plane, and cancel the large vectors out in 0. plane, but further investigation showed that there are no such vectors available.



Fig. 4. Vector diagram of SVPWM scheme, which uses medium vectors.

The solution is to use medium magnitude space vectors. If we look at the vectors that have been chosen in the solution (Fig. 4), it is possible to see, that it resembles the three phase system's d-q plane rotated by 30 degrees. If sinusoidal output voltage is desired, the reference vector should always be the same magnitude, thus draw a circle inside a hexagon, formed by the medium vector ends. Since the magnitude of medium vectors was already calculated, and it is known, that circle reaches hexagon border at $\Gamma = \cos(f/6)$ it is possible to find the maximum output voltage

$$V_{\text{max}} = 0,577V_{dc}\cos(f/6) \approx 0,5V_{dc}.$$
 (3)

The calculated maximum output voltage is 0.5 V_{dc} , which corresponds to theoretical six-phase system analysis: in a six phase, or any other even phase number system, the output voltage cannot exceed 0.5 V_{dc} in linear operating region (when sinusoidal output voltage is desired), because there are two opposite phases, i.e. when one phase is at its maximum peak, the other will be at its minimum at the same moment in time, therefore the p-p voltage cannot exceed V_{dc} , thus peak amplitude cannot exceed 0.5 V_{dc} .

The reference output voltage vector is built from the available vectors lying on the sector's borders. The turn on time for each border's vectors is calculated by:

$$t_a = \frac{\left|\overrightarrow{v_s}\right| \sin(kf/3-r)}{\left|\overrightarrow{v_a}\right| \sin(f/3)} T_s, \qquad (4)$$

$$t_b = \frac{\left|\overrightarrow{v_s}\right| \sin(r - (k-1)f/3)}{\left|\overrightarrow{v_b}\right| \sin(f/3)} T_s,$$
(5)

$$t_0 = T_s - t_a - t_b, \tag{6}$$

where k is the sector number, T_s – switching period, – angle of the output voltage reference vector, t_0 – null vector turn on time per switching period.

The voltage could be formed using only two vectors from each border, e.g. 4 and 7 (Fig. 2(a)), however these vectors would not cancel each other in d_2 - q_2 plane (Fig. 2(b)), and output voltage will contain unwanted harmonics. This problem was solved by using all four vectors per sector. Vectors 4 and 40 are the same magnitude and direction in d_1 - q_1 plane, but in d_2 - q_2 plane, their magnitudes are the same, but their direction is opposite. For vectors to cancel out in d_2 - q_2 plane, a constraint is added, i.e. the duty time of vectors 4 and 40 ($\overrightarrow{v_{a1}}$ and $\overrightarrow{v_{a2}}$ in Fig. 4) should be equal at all times. Therefore vector duty times should be:

$$t_a \left| \overrightarrow{v_a} \right| = 0.5 t_a \left| \overrightarrow{v_{a1}} \right| + 0.5 t_a \left| \overrightarrow{v_{a2}} \right|,\tag{7}$$

$$t_b \left| \overrightarrow{v_b} \right| = 0.5 t_b \left| \overrightarrow{v_{b1}} \right| + 0.5 t_b \left| \overrightarrow{v_{b2}} \right|. \tag{8}$$

The investigation of 0. component shows, that selected vectors from sector's 1 lower border, i. e. 40 and 4, are of zero magnitude, and therefore will not cause low order harmonics.

Duty time t_0 is shared equally between two zero vectors: 0.5 t_0 for vector no. 1 and 0.5 t_0 for vector no. 64.

According to the statements above, a switching table was prepared for a six-phase VSI (Table I). To lower switching noise, vectors in the switching table were aligned, so that when switching from one vector to other, less inverter legs would have to switch.

TABLE I. SWITCHING TABLE FOR MEDIUM VECTOR SVPWM SCHEME.

Sector	t ₀ /2	t _a /2	t _a /2	$t_b/2$	$t_b/2$	t ₀ /2
1	000000	110000	111001	111100	011000	111111
2	000000	011000	111100	011110	001100	111111
3	000000	001100	011110	001111	000110	111111
4	000000	000110	001111	100111	000011	111111
5	000000	000011	100111	110011	100001	111111
6	000000	100001	110011	111001	110000	111111

IV. SIMULATION RESULTS

All simulations were performed in Simulink, with identical parameters, only modulation schemes were different. Main simulation parameters were as follows: fundamental frequency of output voltage f = 50 Hz, inverter switching frequency $f_s = 2$ kHz. The 12 inverter output switches based on FETs were powered by a 400 V DC source. Inverter load model was created using six RL branches (R and L connected in series), which were combined in to a star topology with an isolated neutral.

The voltage graphs in Fig. 5 is phase A to neutral voltage, filtered with a low pass filter. The abbreviations in Fig. 5 is as follows: SPWM – voltage generated using the simplest

sine-triangle method, SVPWML – voltage generated using only large space vector PWM, SVPWMM – voltage generated by a medium space vector PWM, proposed in this paper. The maximum achieved peak voltage by each PWM scheme is as follows: SPWM – 196 V, SVPWML – 204 V, SWPWMM – 199 V, which corresponds, accordingly, to $0.49 V_{dc}$, $0.51 V_{dc}$ and $0.5 V_{dc}$.



Fig. 5. Phase A to neutral voltage using different PWM schemes.



Fig. 6. Spectrum of the unfiltered phase A to neutral voltage: (a) – using SPWM scheme, (b) – using SVPWMM scheme.

It is necessary to stress that the SVPWMM waveform is almost identical to SPWM waveform i.e. it is characterized by the low level of low order harmonics. This fact is confirmed by spectral analysis of the unfiltered phase A voltage (Fig. 6(a)). However, the high order harmonics with the frequency close to 2 kHz caused by the switching of inverter output transistors are more persistent in the SVPWMM voltage in comparison to SPWM one (Fig. 6(b)).

The control of amplitude of six-phase waveform generated using proposed SVPWMM scheme can be performed by employment of algorithm presented in [8].

V. CONCLUSIONS

The proposed PWM scheme using medium vectors is characterized by the low level of low order harmonics and is suitable for driving a six-phase AC motor, with symmetrical sinusoidal distribution of windings, with a single isolated neutral point. The implementation of proposed PWM scheme is relatively simple; therefore it could be implemented in cheaper microcontrollers with less computational power. In addition, simulation results confirm, that the proposed SVPWM scheme has better DC bus utilization than conventional SPWM.

The drawback of proposed PWM scheme is that it generates more switching noise than simple SPWM. However, switching noise is fairly high frequency, and does not affect the AC motor operation in a significant way. Furthermore, there may be better methods to align vectors in the switching table to reduce switching noise, which could be adopted to the proposed SVPWM scheme, but they were beyond the scope of this work, and will be further investigated in future work.

REFERENCES

- R. Bojoi, A. Tenconi, F. Profumo, F. Farina, "Dual-source fed multiphase induction motor drive for fuel cell vehicles: Topology and control", in *Proc. IEEE Power Electronics Specialists Conf. (PESC)*, Recife, Brazil, 2005, pp. 2676–2683.
- [2] F. Terrien, S. Siala, P. Noy, "Multiphase induction motor sensorless control for electric ship propulsion", in *Proc. IEE Power Electronics, Machines and Drives Conf. (PEMD)*, Edinburgh, Scotland, 2004, pp. 556–561.
- [3] G. J. Atkinson, B. C. Mecrow, A. G. Jack, D. J. Atkinson, P. Sangha, M. Benarous, "The design of fault tolerant machines for aerospace applications", in *Proc. IEEE Int. Electric Machines and Drives Conf. IEMDC*, San Antonio, TX, 2005, pp. 1863–1869.
- [4] E. Levi, R. Bojoi, F. Profumo, H. A. Toliyat, S. Williamson, "Multiphase induction motor drives – a technology status review", *IET Electr. Power Appl.*, vol. 1, no. 4, pp. 489–516, 2007. [Online]. Available: http://dx.doi.org/10.1049/iet-epa:20060342
- [5] A. Iqbal, E. Levi, "Space vector PWM for a five-phase VSI supplying two five-phase series-connected machines", in *Proc. Int. Power Electronics and Motion Control Conf. (EPE-PEMC)*, Portoroz, Slovenia, 2006, pp. 222–227.
- [6] T. Lipinskis, A. Baskys, A. Rutkauskas, "Six-phase voltage forming method using the largest magnitude space vectors", *Elektronika ir Elektrotechnika*, vol. 19, no. 10, pp. 99–102, 2013.
- [7] G. Grandi, G. Sierra, A. Tani, "Space vector modulation of a ninephase voltage source inverter", in *Proc. IEEE Int. Symposium on Industrial Electronics*, 2007, Vigo, Spain, pp. 431–436.
- [8] V. Zlosnikas, A. Baskys, V. Gobis, "Investigation of asymmetric PI controller using hardware-in-the-loop simulation system", *Elektronika ir Elektrotechnika*, no. 95, pp. 7–10, 2009.