Analysis of Physical Level Faults of CMOS Integrated Circuits and Bonds with Higher Levels Faults
AbstractCMOS integrated circuits layout and transistors faults and coverage by logic gate stuck-at faults checking tests to transistor circuit in this paper are analyzed. The comparable analysis of physical and logical faults by means of complete test sequence is fulfilled. PSPICE and CADENCE modelling systems were applied for faults simulation.
Copyright terms are indicated in the Republic of Lithuania Law on Copyright and Related Rights, Articles 4-37.