Aspects of Fault Diagnostics for Sequential CMOS Circuits

Authors

  • R. Beniseviciute
  • J. Kilikauskas

Abstract

New tendencies of manufacturing of integrated circuits have caused new methodics of their design. Among possible directions are the technologies with standartized minimum of line width. These technologies are widely employed for design of CMOS integrated circuits. The library of basic elements is formed for specific technology.
Elements of sequential circuits for MIETEC technology library are investigated. Various realizations of flip-flops physical faults in transistor and switch levels covering possibilities by tests of logic circuits are compared. Precision of physical faults localizing methods is investigated.

Published

1997-05-07

How to Cite

Beniseviciute, R., & Kilikauskas, J. (1997). Aspects of Fault Diagnostics for Sequential CMOS Circuits. Elektronika Ir Elektrotechnika, 11(2). Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/15833

Issue

Vol. 11 No. 2 (1997)

Section

Articles

License

The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.

By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.