Reverse Engineering of CMOS Integrated Circuits

  • G. Masalskis Vilnius Gediminas Technical University
  • r. Navickas Vilnius Gediminas Technical University

Abstract

New methods for automated visual recognition of metal interconnect technological layers of integrated circuits are presented. Image processing and analysis algorithms are used in these methods to extract interconnect structure locations and dimensions. Recognized structure data is used to recreate initial photolithographic mask data suitable for further analysis. Proposed methods were experimentaly tested and their precision was calculated from test results. To perform experimental testing, custom software was developed as a framework for this and future research. Methods proposed here are initial part of collection of methods suitable for complete chip topological structure extraction, including all layers. Ill. 4, bibl. 13 (in English; summaries in English, Russian and Lithuanian).

Published
2008-10-20
How to Cite
Masalskis, G., & Navickas, r. (2008). Reverse Engineering of CMOS Integrated Circuits. Elektronika Ir Elektrotechnika, 88(8), 25-28. Retrieved from http://eejournal.ktu.lt/index.php/elt/article/view/11227
Section
T 171 MICROELECTRONICS