LSFR and BIST based Delay Test for ASIC and FPGA
Transition delay testing of sequential circuits in a clocked environment is analyzed. There are presented two test pattern generator methods for built in self testing of the circuit implemented as Application Specific Integrated Circuit (ASIC) and Field Programmable Gate Array (FPGA). Cellular automaton and Linear Feedback Shift Register (LFSR) structures are used for test sequence generation. The circuits are tested as the black boxes under Transition fault model. Experimental results of the test pattern generation methods are presented and analyzed. Results compared with exhaustive test of transition faults for ASICs and programmable integrated circuits with given configuration. IIl. 7, bibl. 7 (in English; summaries in English, Russian, Lithuanian).
Copyright terms are indicated in the Republic of Lithuania Law on Copyright and Related Rights, Articles 4-37.