LSFR and BIST based Delay Test for ASIC and FPGA

  • V. Abraitis Kaunas University of Technology
  • Ž. Tamoševičius Kaunas University of Technology


Transition delay testing of sequential circuits in a clocked environment is analyzed. There are presented two test pattern generator methods for built in self testing of the circuit implemented as Application Specific Integrated Circuit (ASIC) and Field Programmable Gate Array (FPGA). Cellular automaton and Linear Feedback Shift Register (LFSR) structures are used for test sequence generation. The circuits are tested as the black boxes under Transition fault model. Experimental results of the test pattern generation methods are presented and analyzed. Results compared with exhaustive test of transition faults for ASICs and programmable integrated circuits with given configuration. IIl. 7, bibl. 7 (in English; summaries in English, Russian, Lithuanian).

How to Cite
Abraitis, V., & Tamoševičius, Ž. (2008). LSFR and BIST based Delay Test for ASIC and FPGA. Elektronika Ir Elektrotechnika, 87(7), 45-48. Retrieved from