Nanotechnology Problems using VMOS, UMOS

  • T. Keršys Kaunas University of Technology
  • D. Andriukaitis Kaunas University of Technology
  • R. Anilionis Kaunas University of Technology


VMOS, UMOS transistors drain and gate are formed in the groove of “V” or “U” form. Channel area is expanded, therefore VMOS and UMOS structures may be used in power chips. Using VMOS, UMOS 40% more free space is saved than using NMOS technology. Nanostructures dimensions are very small, so it is important to keep pn splice at a right depth, during all semiconductor manufacturing technological process. Analyzing influence of each technological operation on structure formation mathematical simulation with program SUPREM IV is used. VMOS and UMOS technological operation was simulated in micro and nano levels. Ill. 10, bibl. 5 (in English; summaries in English, Russian and Lithuanian).

How to Cite
Keršys, T., Andriukaitis, D., & Anilionis, R. (2006). Nanotechnology Problems using VMOS, UMOS. Elektronika Ir Elektrotechnika, 70(6), 79-82. Retrieved from