NoCs Design for Verification

  • V. Hahanov Kharkov National University of Radio Electronics
  • O. Yegorov Kharkov National University of Radio Electronics
  • K. Mostova Kharkov National University of Radio Electronics


To deploy high performance computing on a chip requires to place the number of the processors in networks on chip (NoC). To fulfill growing market demands number of processors and other IPs on a chip is also increases. Because of that general purpose bus is not efficient to provide communication between IPs and on a chip. In the article there are presented variety of NoC communication architectures and verification approaches on the basis of the hardware assertions. There are proposed design for verification approach, that will allow to use distributed with IP verification routines to ease system level validation. Ill. 10, bibl. 10 (in English; summaries in English, Russian and Lithuanian).

How to Cite
Hahanov, V., Yegorov, O., & Mostova, K. (2007). NoCs Design for Verification. Elektronika Ir Elektrotechnika, 75(3), 45-48. Retrieved from