The Fault Model of Programmable Logic Block

  • V. Abraitis Kaunas University of Technology
  • E. Bareiša Kaunas University of Technology

Abstract

There are presented the fault models of programmable integrated circuits in this paper, when programmable integrated circuits are configured to implement a given application. Proposed fault model can be used with traditionally automatic test sequence generators and result will be exhaustive test for programmable integrated circuits with given configuration. Model was tested using Virtex family PFGA’s. Ill. 3, bibl. 15 (in Lithuanian; summaries in Lithuanian, English and Russian).

Published
2015-03-17
Section
T 171 MICROELECTRONICS