Hardware Emulation of Large Scale Boolean Equations Systems

S. M. Hyduke, V. I. Hahanov, O. V. Melnikova, I. V. Hahanova

Abstract


This paper offers high-performance technology for processing Boolean equations, based on Compiler Synchronized Parallelprocessor Network-based Logic Device PRUS (Programmable Unlimited Systems) - single-bit spherical multiprocessor, which implemented into ASIC. This technology allows to perform parallel, sequential and pipelined Boolean equations processing using AND, OR, NOT, XOR operations. Multiprocessor is very efficient in hardware implementation – e.g. 256MB RAM is enough for processing Boolean equations containing 20 millions gates. Ill. 4, bibl. 7 (in English, summaries in Lithuanian, English, Russian).


Full Text: PDF

Refbacks

  • There are currently no refbacks.


Print ISSN: 1392-1215
Online ISSN: 2029-5731