Testability Analysis of the VHDL Structure for Fault Coverage Improving

  • V. I. Hahanov Kharkov National University of Radio Electronics
  • M. A. Kaminska Kharkov National University of Radio Electronics
  • O. Lavrova Kharkov National University of Radio Electronics

Abstract

Method of digital device testability analysis, which is represented on the system level (VHDL description) for verification and test synthesis tasks simplification for fault coverage improvement on the given test patterns is offered. Method is based on the topological analysis of circuit, which is represented as RTL blocks and circuit’s further modification by separation of testing and functional procedures for testability improving and testing procedure simplification. Ill. 4, bibl. 12 (in English; summaries in English, Russian and Lithuanian).

Published
2015-03-16
Section
T 121 SIGNAL TECHNOLOGY