A Novel Super Transistor-Based High-Performance CCII and Its Applications

Leila Safari¹, Shahram Minaei²

¹Independent Researcher, Tehran, Iran
²Department of Electronics and Communications Engineering, Dogus University, Acibadem, Istanbul, Turkey

teliasafari@yahoo.com

Abstract—in this paper a high-performance low-voltage low-power CMOS second-generation current conveyor (CCII) is presented. The proposed CCII is based on super transistor (ST) and enables low input impedance at X terminal and high output impedance at Z terminal. It also utilizes a novel power saving strategy in which a single NMOS cascode current mirror convey X terminal current to Z terminal, provides high impedance at Z terminal and reduces the X terminal impedance all together resulting in a low-power and compact structure. As another advantage, only NMOS transistors are used in processing voltage and current signals granting the proposed CCII high frequency operation. PMOS transistors are used only for biasing. However, the proposed CCII cannot provide infinite impedance at Y terminal. HSPICE simulations using 0.18 μm parameters and supply voltage of ±0.9 V confirms that the proposed CCII exhibits impedances of 0.155 Ω, 1.6 MΩ and 47 kΩ at X, Z and Y terminals, respectively. Voltage and current bandwidths are also 377 MHz and 159 MHz, respectively. Some of the applications of the proposed CCII are given.

Index Terms—Current-mode circuits; Analog integrated circuits.

I. INTRODUCTION

In the last decade, current-mode (CM) signal processing has become very popular [1]–[20]. It provides innovative solutions to solve the problems of analog circuits in modern technologies and shows many advantages compared to conventional voltage-mode (VM) approach. Especially, current-mode technique allows realizing low-voltage, wide dynamic range and large bandwidth analog circuits and alleviates the problems of constant gain bandwidth product [1]–[20].

One of the most important current-mode building blocks is second-generation current conveyor (CCII) (Fig. 1) which finds many applications in implementing filters, instrumentation amplifiers, voltage and current amplifiers, oscillators etc. [3]–[14]. Moreover, having one high impedance input, one low impedance input and one high impedance output, it can operate in both current and voltage modes, which provides flexibility and enables variety of circuit designs.

The voltage applied to terminal Y of CCII is replicated to its X terminal. The current supplied to X terminal is conveyed to the high impedance output terminal Z with either positive (CCII+) or negative polarities (CCII-). Therefore, X and Y terminals exhibit very low (ideally zero) and very high (ideally infinite) impedances, respectively. However non-ideal impedances at X and Z terminals and other parasitic elements limit the performance of CCII [19]. Furthermore, CCII’s frequency performance directly determines the frequency performance of all circuits implemented with CIIs. Consequently, a high-performance CCII (with high bandwidth, very low impedance at X terminal and very high impedance at Z terminal) are needed to improve the performance of CCII based circuits. However, the demand for low-voltage low-power operation [21] makes the design of such a high performance CCII very challenging.

\[
\begin{align*}
\begin{bmatrix}
I_Y \\
V_X \\
I_Z
\end{bmatrix} &=
\begin{bmatrix}
0 & 0 & 0 \\
\beta & 0 & 0 \\
0 & 0 & \alpha
\end{bmatrix}
\begin{bmatrix}
V_Y \\
I_X \\
V_Z
\end{bmatrix}.
\end{align*}
\]

(1)

Fig. 1. CCII symbol.

Literature survey shows that the previously reported CCIIs are mainly based on differential pair/transconductance and translinear topologies [3]–[4], [14], [15], [18], [22], [23]. In CIIs made of differential pairs, a high gain negative feedback loop is used to reduce impedance at X terminal. In this approach, low impedance at X terminal, infinite impedance at Y terminal and wide frequency bandwidths (for both voltage and current signals) are achieved. However most of the CIIs made of differential pair (or transconductance amplifier) topologies suffer from low impedance at Z terminal [3], [4], [12], [22]. Most importantly the impedance at X terminal starts to increase at frequencies much lower than voltage and current bandwidths. On the other hand, CIIs based on translinear topology are not suitable for low voltage designs because they require large supply voltage of at least 2VGS + 2VDS (with usual meaning of symbols) [15] and low impedance at

Manuscript received 3 September, 2017; accepted 22 January, 2018.
X terminal is achievable at the cost of high power consumption. In addition, they suffer from low impedance at Z terminal and poor frequency performance because both P-type and N-type current mirrors are present in the signal path.

In this paper, a new topology to design high-performance CCII is proposed. The proposed topology is based on super transistor (ST) and enables very low input impedance and very low offset voltage at X terminal and high output impedance at Z terminal. Unlike differential pair topology, impedance at X terminal remains low even at high frequencies. The proposed topology includes an interesting power saving strategy in which a single NMOS cascode current mirror serves three functions simultaneously; it conveys X terminal current to Z output, provides high impedance at Z terminal and helps further reducing the X terminal impedance by establishing a negative feedback loop. Consequently, the proposed CCII enjoys a compact structure. As another advantage, only NMOS transistors are used in processing voltage and current signals granting the proposed CCII high frequency operation. However, similar to translinear based CCIs, its impedance at Y terminal is not infinite. As application examples, the proposed CCII, is used in implementing a current-mode instrumentation amplifier, an electronically variable voltage amplifier and an electronically variable current amplifier. This paper is organized as follows: In Section II the proposed CCII circuit and its HSPICE simulation results using 0.18 μm TSMC CMOS technology are presented. Thereafter, CCII applications are discussed in Section III. The paper is concluded in Section IV.

II. THE PROPOSED CCII

A. Circuit Description

The proposed topology is based on STs which have been used in voltage-mode signal processing to improve the output resistance and linearity of source-degenerated differential CMOS transconductors [24]. In current-mode signal processing, they have been used to design a high-performance voltage feedback current amplifier [2].

The implementation and symbol of a ST is shown in Fig. 2. It has three interesting characteristics making them highly suitable to design other current-mode building blocks especially CCII:

First, they exhibit very low input impedance at source terminal expressed as [24]

\[ r_s \approx \frac{1}{g_{m1}g_{m2}g_{m3}g_{oa1}g_{oa2}g_{oa3}} \]  \hspace{1cm} (2)

Second, they show high voltage tracking accuracy between gate and source terminals. Voltage gain between source and gate terminals is expressed as [24]

\[ A_v = \frac{V_s}{V_g} = \frac{1}{1 + g_{m1}g_{oa1}g_{oa2}g_{oa3}} \approx 1. \]  \hspace{1cm} (3)

Third, the output impedance seen from their drain is very high and is described by [24]

\[ r_d \approx g_{m1}g_{m2}g_{m3}(R)(g_{oa1}g_{oa2}g_{oa3}) \]  \hspace{1cm} (4)

where R is the equivalent resistance connected to the source node. In (2)-(4) \( g_m \) and \( r_o \) denote the transconductance and output impedance of the related transistor or current source, respectively.

For typical parameter values, \( r_o, A_v \) and \( r_d \) are in \( \Omega \), unity and GΩ ranges, respectively. These interesting features lead us to consider a single super transistor as a high performance CCII as is shown in Fig. 3 which has very low impedance at X terminal, close to unity gain between Y and X terminals and very high output impedance at Z terminal. Despite the intrinsic capacity of STs to operate as a CCII, up to now, they have not been employed in the structure of current conveyors. Here for the first time, we employ ST as the core part of a high performance CCII.

As it is seen from Fig. 3, there is a DC level shift equal to \( V_{GSMA1} \) between Y and X terminals. Transistor \( M_{A3} \) also requires DC bias current. Therefore, some modifications in Fig. 3 are needed to make it a high performance CCII. Fig. 4 shows the simplified schematic of the proposed CCII which is made up of only 8 NMOS transistors (excluding bias circuitry). Transistor \( M_1 \) which is identical to \( M_{A1} \) is used to reduce DC offset voltage between Y and X terminals. For DC input, a simple analysis shows that gate voltage of \( M_1 \) and \( V_X \) can be expressed as:

\[ V_{GM1} = V_Y - V_{GSMA1}, \]  \hspace{1cm} (5)

\[ V_X = V_{GM1} - V_{GSMA1} = V_Y + V_{GM1} - V_{GSMA1}, \]  \hspace{1cm} (6)

Therefore, for \( V_Y = 0 \), offset voltage can be found as

\[ V_{off} = V_X - V_Y = V_X = V_{GM1} - V_{GSMA1}, \]  \hspace{1cm} (7)

which can be expressed as (Appendix-A)
\[ V_{\text{off}} \approx \frac{kTcA}{2} (V_{\text{DSMA1}} - V_{\text{DSM1}}). \] (8)

Evidently, low offset voltage can be achieved by making \( V_{\text{DSMA1}} \) as close as possible to \( V_{\text{DSM1}} \).

In Fig. 4 current sources \( I_{B2} \) and \( I_{A3} \) should be equal to provide matching between \( M_1 \) and \( M_{A1} \). In addition, current sources \( I_{B1} \) and \( I_{B2} \) should also be equal because any difference between \( I_{B1} \) and \( I_{B2} \) will appear as an offset current at \( Y \) terminal.

\[ r'_X \approx \frac{1}{g_{m1}A_1}. \] (10)

Considering (9) and comparing (2) and (10), shows that innovative use of super transistor not only increases the voltage transfer accuracy between \( X \) and \( Y \) terminals, but it results in a significant reduction in \( X \) terminal impedance.

Cascade current mirror formed by transistors \( M_2-M_5 \) serves three vital functions:

First; it duplicates the current in the \( X \) terminal to the \( Z \) output (assuming that \( I_{B3} + I_{B5} = I_{B6} \)).

Second; it provides high impedance at \( Z \) terminal.

Third; it forms a negative feedback loop that further reduces the impedance at \( X \) terminal.

As it can be seen, several important features are provided by only 4 transistors resulting in low power consumption, compact and easy to design structure.

By considering the effect of negative feedback formed by \( M_2-M_5 \) transistors and using (2), the overall impedance at \( X \) terminal is found as:

\[ R_Z \approx (g_{m3}r_{o3}r_{o5})/(g_{m6}r_{o6}r_{o7}). \] (12)

The impedance at \( Y \) terminal is also found as

\[ R_Y \approx r_{oB7}/(r_{oB3} + r_{oB2}). \] (13)

From (11), it is evident that the proposed CCII enjoys very low impedance at \( X \) terminal.

Complete schematic of the proposed CCII is shown in Fig. 5 in which ideal current sources are implemented by simple current mirrors made of transistors \( M_{B0}-M_{B7} \). Besides, transistors \( M_{C0}-M_2 \) and current source \( I_{off} \) are used to provide DC current for \( M_3-M_5 \) transistors. Cascode structures made of transistors \( M_3-M_5 \) and \( M_6-M_9 \) at the output branch are used to increase impedance at \( Z \) terminal. Analysing circuit of Fig. 5, the impedance at \( Z \) terminal is found as:

\[ K = \frac{R_Y}{R_Y + R_S}. \] (14)

where \( R_S \) is the internal impedance of voltage source connected to \( Y \) terminal. As \( R_S \) is in ohm range, and \( R_Y \) is in kohm range, therefore, \( K \approx 1 \) and the limited impedance will not have a serious effect on CCII’s performance. However, if larger impedances at \( Y \) terminal is required, simple current mirrors used for biasing, can be replaced with high output impedance cascode type current mirrors.

Fig. 4. Simplified schematic of the proposed CCII.

Fig. 5. Complete schematic of the proposed CCII.

B. Simulation Results

Performance of the proposed circuit of Fig. 5 is verified by HSPICE simulations using 0.18 µm TSMC CMOS process parameters under supply voltage of ±0.9 V. Transistors aspect ratios are reported in TABLE I. According to the transistors aspect ratios shown in Fig. 5, to satisfy \( I_Z = I_X \) we should have \( 10 \times I_{off} = 6 \times I_{B1} \). The values of \( I_{B1} \) and \( I_{off} \) are set at 15 µA and 9 µA respectively. A compensation capacitor of 0.4 pF is also added between gate and drain of \( M_{A5} \) for frequency compensation.
DC transfer characteristic of X terminal voltage ($V_X$) against input voltage at terminal Y ($V_Y$) (shown in Fig. 6) is achieved while Z terminal is connected to ground. Figure 6(a) shows that maximum and minimum voltage limits at terminal X are 350 mV and −350 mV, respectively. Figure 6(b) shows that DC offset voltage at X terminal for $V_Y=0$ is also negligible value of 5.6 µV.

Figure 7 shows error voltage between X and Y terminals for different values of $V_Y$. Favourably, error voltage between X and Y voltage remains below 25 mV. In Fig. 8 an input sinusoidal voltage having amplitude of 100 mV and frequency of 100 kHz, is applied to Y node, and the resulting signal on X-terminal is observed. THD is only 0.31 %. By increasing frequency, the value of THD reaches to 0.23 % and 0.21 % at 1 MHz and 10 MHz, respectively.

**TABLE I. TRANSISTORS ASPECT RATIOS.**

<table>
<thead>
<tr>
<th>Transistors</th>
<th>W(µm)</th>
<th>L(µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M₁₀, M₁₁, M₁₂</td>
<td>18</td>
<td>0.27</td>
</tr>
<tr>
<td>M₂₀, M₂₁</td>
<td>18</td>
<td>0.27</td>
</tr>
<tr>
<td>M₂₂, M₂₃</td>
<td>36</td>
<td>0.27</td>
</tr>
<tr>
<td>M₂₄</td>
<td>9</td>
<td>0.27</td>
</tr>
<tr>
<td>M₂₅</td>
<td>72</td>
<td>0.27</td>
</tr>
<tr>
<td>M₂₆</td>
<td>1.8</td>
<td>0.27</td>
</tr>
<tr>
<td>M₂₇, M₂₈</td>
<td>9</td>
<td>0.36</td>
</tr>
<tr>
<td>M₂₉, M₂₁₀</td>
<td>5.4</td>
<td>0.54</td>
</tr>
<tr>
<td>M₂₁₁, M₂₁₂</td>
<td>36</td>
<td>0.36</td>
</tr>
<tr>
<td>M₂₁₃, M₂₁₄</td>
<td>3.6</td>
<td>0.36</td>
</tr>
<tr>
<td>M₂₁₅</td>
<td>3.6</td>
<td>0.27</td>
</tr>
</tbody>
</table>

The change in the Z terminal output current against the X terminal input current is also shown in Fig. 9 in which $I_X$ is changed from −85 µA to +85 µA. Favourably, the input impedance at X terminal is 0.155 Ω which is very close to the ideal value of zero. Such low input impedance at X terminal is a direct result of using super transistor according to (11). The impedance at Z and Y terminals are 1.6 MΩ and 47 kΩ, respectively. Total power dissipation is also 0.451 mW.

The frequency response of ($V_X/V_Y$) is shown in Fig. 10 where, $V_Y$ is the AC signal, X terminal is open circuited and Z terminal is grounded. The proposed CCII has a wide voltage gain -3 dB bandwidth of 377 MHz with a gain of 0.969. As it is seen, the voltage transfer response shows a peak of 2 dB. If a flat response is required, the value of compensation capacitor should be increased to 1 pF, however it will result in degradation in frequency performance. Figure 11 shows the frequency response of $I_Z$ versus $I_X$ where, Y and Z terminals are connected to ground and AC current signal is applied to X terminal. The proposed CCII exhibits a current gain -3 dB bandwidth of 195 MHz and current transfer gain of 0.965. The resulted high frequency performance is due to the fact that only NMOS transistors are used in processing voltage and current signals. In addition, they are all included in negative feedback loop which further improves frequency performance.
and a variable gain current amplifier are given. In all of these applications the advantage of using high performance CCII is obvious.

A. Instrumentation Amplifier

Figure 12 shows the application of the proposed CCII to implement instrumentation amplifier of [9]. If both CCIIIs are well matched and have precise voltage tracking between their Y and X terminals, high common-mode rejection ratio (CMRR) is provided. Unlike conventional voltage-mode instrumentation amplifiers, this circuit does not rely on any external resistor matching to achieve high CMRR, however ultimate limit on CMRR is determined by the mismatch between CCII1 and CCII2. The differential-mode voltage gain and output impedance can be described as:

\[
V_{\text{out}} = \left( \frac{R_y}{R_y+R_s} \right) V_{i1} - \left( \frac{R_y}{R_y+R_s} \right) \beta_2 V_{i2}, \quad R_{\text{out}} = R_x2, \tag{15}
\]

where \(R_x2\) is the x-terminal impedance of CCII2, \(R_{y1}\), \(R_{y2}\) and \(R_y3\) are impedances at Y terminal of CCII1, CCII2 and CCII3, respectively, and \(R_{s1}\) and \(R_{s2}\) are the internal impedances of voltage sources \(V_{i1}\) and \(V_{i2}\), respectively. As \(R_y3 >> R_x2, R_y2 >> R_{s1}, R_{x2} >> R_s2, R_{s1}\) and \(R_{s2} << R_1, \) and \(\alpha, \beta \approx 1, \) (15) can be expressed as

\[
\frac{V_{\text{out}}}{V_{i1}} = \frac{R_x2}{R_1}. \tag{17}
\]

In order to verify the performance of the instrumentation amplifier of Fig. 12, \(R_1\) is set to 0.1 kΩ, while \(R_2\) is varied from 0.1 kΩ to 5 kΩ. Figure 13 shows that while DC differential gain varies from 0 dB to 33 dB, -3 dB bandwidth varies only from 67 MHz (for gain of 0 dB) to 53 MHz (for gain of 33 dB). The -3 dB bandwidth proves to be approximately constant at high frequency for different gain values.

CMRR frequency performance is also shown in Fig. 14. As it can be seen, the instrumentation amplifier of Fig. 12 exhibits CMRR of 83 dB with -3 dB bandwidth of 613 kHz for different values of \(R_2\).

For instrumentation amplifier application, using the proposed CCII results in three major improvements:

1. High CMRR because of the proposed CCII’s high accuracy in transferring input signals from Y terminal to X terminal which is achieved because of the used super transistor.
2. Very low output impedance of 0.155 Ω because of very low impedance at X terminal which is achieved because of the used super transistor and negative feedback loop.
3. High frequency performance due to the high frequency performance of the proposed CCII.

III. APPLICATIONS OF THE PROPOSED CCII

In this section, applications of the proposed CCII as an instrumentation amplifier, a variable-gain voltage amplifier

Overall characteristic of the proposed CCII is compared with previously reported works in Table II. As it is seen, although CCII of [3] exhibits impedance of less than 7 Ω at X terminal, but it suffers from low voltage and current bandwidths of 10.5 MHz and 6.2 MHz, respectively. The CCII of [4] enjoys high voltage and current bandwidths but it exhibits low impedance of 147 kΩ at Z terminal and consumes 1.3 mW. The low power CCII of [12] exhibits wide voltage bandwidth of 10 GHz, but its current bandwidth is only 32 MHz. The CCII of [15], exhibits moderate frequency performance, consumes high power consumption and exhibits high impedance of 47 Ω at X terminal. The CCII of [18] also exhibits Rx value of 11.4 Ω, poor frequency performance of 16 MHz and requires high supply voltage of ±1.5 V. The proposed CCII exhibits very low impedance at X terminal which is at least 45 times smaller than that of [3], [4], [12], [15], [18], [22], [23]. Its offset voltage at X terminal is only 5.6 μV which is the smallest one in Table II. Its output impedance is 1.6 MΩ and comparable to [15] but much larger than [4]. The output impedance is high enough to enable easy cascading, however it can further be improved by utilizing another ST at output branch. The proposed CCII’s power consumption is two times larger than those of [3], [12], [18] but much smaller than [4], [15]. Compared to [22], [23], the proposed CCII has better frequency performance and lower input (X terminal) impedance. As it is seen in Table II, the proposed CCII has not very high impedance at Y terminal but as it will be shown, this property will not cause any problem in most of the applications.

Fig. 10. Frequency response of voltage transfer gain.

Fig. 11. Frequency response of current transfer gain.
TABLE II. COMPARISON BETWEEN PROPOSED CCII AND OTHER RECENT WORKS.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>[3]</th>
<th>[4]</th>
<th>[12]*</th>
<th>[15]</th>
<th>[18]</th>
<th>[21]</th>
<th>[22]</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rx (Ω)</td>
<td>&lt;7</td>
<td>9.6</td>
<td>15</td>
<td>42</td>
<td>11.4</td>
<td>200</td>
<td>27</td>
<td>0.155</td>
</tr>
<tr>
<td>Rz (MΩ)</td>
<td>NA</td>
<td>0.147</td>
<td>NA</td>
<td>2.24</td>
<td>7.2</td>
<td>0.560</td>
<td>0.89</td>
<td>1.6</td>
</tr>
<tr>
<td>RY</td>
<td>∞</td>
<td>∞</td>
<td>∞</td>
<td>147 kΩ</td>
<td>∞</td>
<td>∞</td>
<td>47 kΩ</td>
<td></td>
</tr>
<tr>
<td>Vx/Vy BW(MHz)</td>
<td>10.5</td>
<td>810</td>
<td>10000</td>
<td>87</td>
<td>16</td>
<td>99</td>
<td>14</td>
<td>377</td>
</tr>
<tr>
<td>Ix/Iy BW(MHz)</td>
<td>6.2</td>
<td>915</td>
<td>32</td>
<td>70</td>
<td>NA</td>
<td>94</td>
<td>13</td>
<td>195</td>
</tr>
<tr>
<td>Offset voltage at X(mV)</td>
<td>&lt;2.5</td>
<td>0.8</td>
<td>NA</td>
<td>0.2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>0.0056</td>
</tr>
<tr>
<td>PD(mW)</td>
<td>0.213</td>
<td>1.3</td>
<td>0.234</td>
<td>2.24</td>
<td>0.210</td>
<td>1.5</td>
<td>0.064</td>
<td>0.451</td>
</tr>
<tr>
<td>Technology (µm)</td>
<td>0.35</td>
<td>0.35</td>
<td>0.5</td>
<td>0.8</td>
<td>0.35</td>
<td>0.13</td>
<td>0.18</td>
<td></td>
</tr>
<tr>
<td>Input Voltage dynamic range (mV)</td>
<td>±650</td>
<td>(-1.43)+(+1.1)</td>
<td>(-0.63)+(+0.34)</td>
<td>NA</td>
<td>(-1)+(+0.9)</td>
<td>1.5</td>
<td>±380</td>
<td>±350</td>
</tr>
<tr>
<td>Input current dynamic range (µA)</td>
<td>±1000</td>
<td>±3000</td>
<td>±100</td>
<td>NA</td>
<td>NA</td>
<td>NA**</td>
<td>NA</td>
<td>±7</td>
</tr>
<tr>
<td>No. of transistors</td>
<td>22</td>
<td>20</td>
<td>14</td>
<td>28</td>
<td>21</td>
<td>25</td>
<td>36</td>
<td>21</td>
</tr>
<tr>
<td>Supply Voltage (V)</td>
<td>±0.75</td>
<td>±1.65</td>
<td>±1.5</td>
<td>3.3</td>
<td>±1.5</td>
<td>1.5</td>
<td>±0.4</td>
<td>±0.9</td>
</tr>
</tbody>
</table>

Note: *Low power wide band version, ** Not Available.

Fig. 13. Frequency response of Differential-Gain of Fig. 12 for R1 = 0.1 kΩ and different values of R2.

Fig. 14. Frequency response of CMRR for R1 = 0.1 kΩ and different values of R2.

B. Variable Gain Voltage Amplifier

Figure 15 shows a variable-gain voltage amplifier implemented by the proposed CCII. The input voltage applied to Y1 terminal is transferred to X1 terminal, where it is translated to current by R1. The output voltage and output impedance can be simply derived as:

\[ A_v = \frac{V_{out}}{V_{in}} = \frac{R_y}{R_y + R_x} \beta_1 \beta_2 \frac{R_y}{R_x} \approx \frac{R_y}{R_x} \approx R_{x2}, \]

\[ R_{out} = R_{x2}, \]

where Rx2 is the X terminal impedance of CCII2. To have electronic control, a variable resistor [17] is used as R1. Therefore, the value of voltage gain can be set by control voltages VA and −VA resulting in a high-performance electronically tunable voltage amplifier.

Figure 16 shows the frequency performance of the proposed voltage amplifier. As it can be seen from Fig. 16, −3 dB bandwidth of the proposed voltage amplifier varies between 97 MHz to 85 MHz for different voltage gains from 10 dB to 28 dB respectively. It also exhibits very low output impedance of only 0.155 Ω.

Fig. 15. Application of the proposed CCII as a high-performance variable-gain wide-bandwidth voltage amplifier.

Fig. 16. Gain frequency response of the voltage amplifier of Fig. 15.

Using the proposed CCII in voltage amplifier application results in two major improvements:

1. Low output impedance equal to the X terminal impedance of the proposed CCII.
2. Very wide bandwidth as a result of the proposed CCII’s high-frequency performance.

C. Variable Gain Current Amplifier

A CCII based variable-gain current amplifier is shown in Fig. 17. In current amplifier of Fig. 17, the input current applied to the low impedance X1 terminal is transferred to the Z1 terminal, where it is translated to voltage by Rz. The voltage produced at Z1 terminal is copied to the X2 terminal where it is converted again to current by R2. The current...
produced at $R_2$ is copied to output terminal ($Z_2$). The current gain, output and input impedances can be simply derived as:

$$A_1 = \frac{\text{out}}{\text{in}} = \alpha_1 \beta_2 \alpha_3 \beta_3 \approx \frac{R_1}{R_2},$$  \hspace{1cm} (18)$$

$$R_{\text{out}} = R_{z_2},$$  \hspace{1cm} (19)$$

$$R_{\text{in}} = R_{z_1},$$  \hspace{1cm} (20)$$

where $R_{z_2}$ is the $Z$ terminal impedance of CCII$_2$. A variable resistor [17] is used as $R_1$ to provide electronic tuning capability for the proposed CCII-based current amplifier. In Fig. 17, current gain can be tuned by control voltages $V_A$ and $-V_A$.

**Fig. 17. Application of the proposed CCII as a high-performance variable-gain wide bandwidth current amplifier.**

Figure 18 shows the frequency performance of the current amplifier of Fig. 17. Interestingly, for $R_2 = 100 \, \Omega$ and different values of $V_A$, -3 dB bandwidth of the proposed current amplifier varies between 81.1 MHz to 90 MHz for different current gains ranging from 10.6 dB to 19 dB, respectively. The input and output impedances are also 0.155 $\Omega$ and 1.6 $\Omega$ respectively.

**Fig. 18. Gain frequency performance of the current amplifier of Fig. 17.**

Using the proposed CCII in current amplifier application results in two major improvements:

1. Low input impedance equal to the X terminal impedance of the proposed CCII and high output impedance equal to $Z$ terminal impedance of the proposed CCII.
2. Very wide bandwidth as a result of the proposed CCII's high frequency performance.

**IV. CONCLUSIONS**

A new super transistor-based CCII for low-voltage high frequency applications, has been designed. The proposed CCII can operate at low supply voltage and exhibits very low impedance at its X terminal. It also exhibits wide frequency performance for both voltage and current transferring. As other merit, the proposed topology exhibits an extremely low offset voltage at X node, therefore, the need for any offset voltage cancellation circuit is alleviated resulting in a very simple structure. The performance of the proposed CCII in applications such as instrumentation amplifier, variable-gain voltage amplifier and variable-gain current amplifier has been tested. The achieved results prove that the proposed CCII is highly suitable for wideband low-voltage low-power applications.

**REFERENCES**


computers, vol. 25, no. 4, 2016. DOI: 10.1142/S0218126616500225.


APPENDIX A

For $V_{GS1}$ and $V_{GSMA1}$ we have:

$$V_{GS1} = \frac{I_B}{2 I_h C_{gs} L_{M1}} \left( 1 + \lambda V_{DS1} \right) + V_{thM1} \approx K_1 \left( 1 - \frac{V_{DS1}}{2} \right) + V_{thM1}, \quad (A.1)$$

$$V_{GSMA1} = \frac{I_B}{2 I_h C_{gs} L_{M1}} \left( 1 + \lambda V_{DSMA1} \right) + V_{thM1} \approx K_2 \left( 1 - \frac{V_{DSMA1}}{2} \right) + V_{thM1}. \quad (A.2)$$

In which:

$$K_1 = \frac{I_B}{2 I_h C_{gs} L_{M1}}, \quad (A.3)$$

$$K_2 = \frac{I_B}{2 I_h C_{gs} L_{MA1}}, \quad (A.4)$$

For $K_1 = K_2 = K$ and $V_{BM1} = V_{BMMA1}$ (assuming identical transistors), by inserting (A.1) and (A.2) into (7), offset voltage is found as

$$V_{off} \approx \frac{K \lambda}{2} \left( V_{DSMA1} - V_{DS1} \right). \quad (A.5)$$

APPENDIX B

$$\frac{V_X}{V_Y} = \frac{g_{m1} r_{0B2}}{1 + \frac{g_{m1} r_{0B2}}{1}} \times$$

$$\times \left( 1 + \frac{g_{m1} r_{0B2}}{1 + \frac{g_{m1} r_{0B2}}{1}} \right)^{-1} \approx \frac{g_{m1} r_{0B2}}{1 + \frac{g_{m1} r_{0B2}}{1}} \approx 1, \quad (B.1)$$

where $g_{mi}$ and $r_{0Bi}$ are transconductance and output resistance of related transistor and current source, respectively.