Control of Grid Connected Modular Multilevel Converter

Vojtech Blahnik^{1,2}, Tomas Kosan¹, Jakub Talla¹

¹Regional Innovation Centre for Electrical Engineering, University of West Bohemia, Univerzitni 8, Pilsen 306 14, Czech Republic
²Department of Electromechanics and Power Electronics, University of West Bohemia, Univerzitni 8, Pilsen 306 14, Czech Republic *Lucke@kev.zcu.cz.*

Abstract—This paper describes the control of multilevel voltage source active rectifier connected directly to ac grid. The proposed topology of multilevel converter is composed of three cascaded H-bridge converters (CHB), thus in this case seven level converter. Designed control algorithm provides direct current control in each phase even under unbalanced load. The main attention is paid to voltage balancing of the individual power cells (H-bridge). The voltage balancing algorithm is designed separately for each power cell. The paper presents simulation and experimental results of designed low-voltage laboratory prototype with rated power of 10 kW.

Index Terms—AC-DC power converters, three-phase electric power, current control, linear feedback control systems.

I. INTRODUCTION

The objective of this research has been analysis and design of control algorithm for three-phase multilevel voltage-source active rectifier (ac/dc converter), connected directly to ac grid without transformer. The multilevel converter topology is based on cascaded H-bridge converters. Presented grid connected modular converter consist of 3 CHB per phase resulting in 7 voltage level converter. The basic converter scheme is shown in Fig.1. This type of converter topology and designed control were tested on low-voltage single-phase laboratory prototype based on standard semiconductor parts. The final application of this multilevel converter is 6 MW/6 kV three-phase active rectifier connected to ac grid directly without transformer.

Proposed multilevel converter with developed control algorithm has these challenging requirements (i) the distribution of dc-link voltage on each H-bridge cell must be near to required value ($U_{c_mXw} = 150 \text{ V}$) and (ii) harmonic ac currents should has very low THDi. These requirements are difficult to achieve especially for non-symmetrical condition like two phase operation for single-phase ac grid ground short-circuit. In addition we want to ensure a very low current ripple therefore PS-PWM (phase shifted pulse-width

Manuscript received January 5, 2015; accepted March 11, 2015.

This research has been supported by the European Regional Development Fund and Ministry of Education, Youth and Sports of the Czech Republic under project No. CZ.1.05/2.1.00/03.0094: Regional Innovation Centre for Electrical Engineering (RICE) and project No. SGS-2015-038.

modulation) is used with zero vector alternating, which is well described in [10]-[11].

II. PROPOSED CONTROL

Our designed control of ac/dc converter based on cascaded H-bridge uses three separate control loops (these control loops are the same for each converter phase – a, b, c). The presented control algorithm can operates under nonsymmetric operation or with fully autonomous phase control. It allows proper converter function in single-phase short circuit grid-ground condition or under other singlephase grid faults. Each one of these independent control loops is composed of three parts as a shown in Fig. 2: (i) feed-forward (mathematical model) branch is located in the top of the figure, (ii) voltage and current control branch which is located in the middle part of the figure and (iii) voltage balancing branch is located in the bottom of the figure. Very important part of control algorithm is synchronization with ac grid. The designed control is composed of standard linear PI (proportional-integral) and (proportional-resonant) controllers. The narrow PR frequency response of the PR controllers provides high robustness on external disturbances and high quality sinusoidal response without permanent control error. Modulation for each phase is solved separately by PS-PWM (firing pulses phase_a, b, c in Fig. 2) and implemented in FPGA.




Fig. 1. Configuration of designed three-phase multilevel ac/dc converter based cascaded H- bridge cells.




Fig. 2. Proposed control for three-phase multilevel ac/dc converter based cascaded H- bridge cells.

The control algorithm of each phase (it means singlephase control) of converter is shown more detail in Fig. 3. These control loops for phase_a are composed of synchronization block, with output signals U_m (v oltage magnitude), ω (voltage angular velocity), ϑ_a (position of voltage vector). These signals are important for mathematical model and also for direct current control loop. Mathematical model (feed-forward compensation) part allows faster transient response. The mathematical model use (1) for calculation signal uv estim. The values R (parasitic resistance) and L (induction) are constants and represents input inductor parameters, signal I_m is amplitude of required value of ac current (output signal from voltage controller R_{Uc_a}). The PI controller (R_{Uc_a}) is used for control sum of dc-link voltage (ΣU_{c_a}) to required value U_{cw} , with output signal $I_{m}.$ The value ΣU_{c_a} is sum of voltage on dc-links cell of phase_a, as seen from (2). The direct current control is provided by PR controller R_{ia} and Resonant controller R_{3rd}. This resonant controller (R3rd) is in this case use as third harmonic compensator (for dead-time effect minimization). This method is well described in [10] or it is also possible to use filtration method described in [12] and [13]. The resulting value $u_{v_m1_a}$ enters into PWM modulator and firing pulses switch the first cell (H-bridge) of phase_a. The second and the third cells are switched according to signals $u_{v_m2_a}$ and $u_{v_m3_a}.$ The value of these modulation signals uv_m2_a, uv_m3_a are slightly modified to ensure balancing of dc links of each cell in the phase_a by PI controllers $R_{\Delta Uc m2}$ and $R_{\Delta Uc m3}$. These controllers only modify the value of modulation signals size uv_m2_a, uv_m3_a from the signal u_{v_m1_a}. The signals modification depends on sign of requirement current magnitude $(sign(I_m))$.

Controller settings were found empirically by using extensive simulations as compromise between stability and response behaviour. The controllers were tuned separately for the current control loop (R_i , R_{3rd}), the voltage control loop (R_{Uc}) and finally for the voltage balancing controllers ($R_{\Delta Uc_m2}$, $R_{\Delta Uc_m3}$). The final controllers' adjustment were held at the low-voltage laboratory prototype and resulting settings were: R_i ($K_p = 1.1$, $K_r = 50$), R_{3rd} ($K_r = 20$), R_{Uc} ($K_p = 0.3$, $T_i = 0.05$ s), $R_{\Delta Uc}$ ($K_p = 0.005$, $T_i = 0.1$ s).




Fig. 3. Detail of single-phase part of control of multilevel converter, including voltage balancing controllers.

$$u_{v_estim} = \left(U_m - R.I_m\right).\sin\left(\left[_a - \arctan\frac{\breve{S}.L.I_m}{U_m - R.I_m}\right], \quad (1)$$

$$\sum U_{c_a} = U_{c_m1_a} + U_{c_m2_a} + U_{c_m3_a}.$$
 (2)

III. SIMULATIONS AND EXPERIMENTAL RESULTS

The converter behaviour with designed control was at the first time tested on the simulation model of active rectifier (Fig. 1). The simulation model consists of three-phase voltage source (ua, ub, uc), input inductance L, three H-bridge for each phase connected in series, their dc-link capacitors (C) and nine separate equivalent current sources (iz_a_M1 - iz_c_M3) representing the load of active converter. The switching frequency of IGBTs is fixed to 800 Hz. The PWM frequency was chosen in relation to the final application 6 MW/6 kV to achieve low switching losses on semiconductors.

The active rectifier was simulated for non-symmetrical load ($i_{z_aM1} = 7 \text{ A}$, $i_{z_aM2} = 7.3 \text{ A}$, $i_{z_aM3} = 7.6 \text{ A}$, $i_{z_bM1} = 5.6 \text{ A}$, $i_{z_bM2} = 5 \text{ A}$, $i_{z_bM3} = 5.3 \text{ A}$, $i_{z_cM1} = 5 \text{ A}$, $i_{z_cM2} = 6 \text{ A}$, $i_{z_cM3} = 7 \text{ A}$) as a shown in Fig. 4 and Fig. 5. Figure 4 represents current waveforms i_a , i_b , i_c . Currents have a sinusoidal shape and zero phase shift with ac grid voltage u_a , u_b , u_c . In this case the non-symmetrical load leads to different ac current amplitudes and current ripples. Different current ripples are based on different load impedances, resulting in different power and final size of phase modulation signals. The output dc-link voltage at individual power cells for step change of load is shown in Fig. 5.

Experimental tests of ac/dc converter were tested for the single-phase variant of converter. The converter load was represented by controlled inverter. The power circuit is shown in Fig. 6 and the converter power was limited to 1.1 kW. The complete experimental test values and parameters are given in Table I.

The control of multilevel converter has been implemented in the floating-point digital signal microcontroller Texas Instruments TMS320F28335 and PS-PWM modulator was realized on FPGA Altera EP3C40. Both devices are located on development board specially designed to control multilevel converters (described in 0). Utilization of FPGA allows to have perfectly synchronous PWM outputs, which are needed for proper function of PS-PWM. The FPGA design consists of basic system part as described in 0 and modulators part itself. Each full H-bridge has its own modulator (Fig. 7). The input signals (uv_mX_a, Period, Deadtime and Sawtooth phase shift) are type of int_16t and accessible by memory space of microcontroller. The control signals (dashed lines) are reachable through single configuration register. It is very easy to expand design to support more H-bridges, thus creates more levels of output voltage.




Fig. 4. Simulation – phase-voltages and currents of three-phase multilevel ac/dc converter under steady-state conditions in rectifier mode for non-symmetrical loadphase-voltages u_a , u_b , u_c [80 V/div]phase-currents i_a , i_b , i_c [8 A/div].




Fig. 5. Simulation – Voltage on selected dc links of three-phase multilevel ac/dc converter under step change of non-symmetrical load $i_{z,a,M1}=7$ A, $i_{z,a,M2}=7.3$ A, $i_{z,a,M3}=7.6$ A, $i_{z,b,M1}=5.6$ A, $i_{z,b,M2}=5$ A, $i_{z,b,M3}=5.3$ A, $i_{z,c,M1}=5$ A, $i_{z,c,M2}=6$ A, $i_{z,c,M3}=7$ A DC-links voltages $U_{c,m}$ [5V/div].

Figure 8–Fig. 11 present single-phase seven-level CHB active rectifier experimental results. Figure 8 illustrates the converter start-up under non-load conditions. Very fast rise of the current (violet signal) is caused by requirement to maximal current. At the first moment operates mainly model part of control. The voltage at dc-links (dark blue, light blue, green signals) rise from value 108 V (charged via diode

rectifier) to required value 150 V.





Fig. 6. Experimental low-voltage setup of single-phase seven-level CHB active rectifier.

TABLE I. PARAMETERS OF EXPERIMENTAL TEST.

Converter power for experiments	P = 1.1 kW
ac grid voltage	$u_a=230\ V_{rms}/50\ Hz$
Input inductor	L = 6 mH
	R = 0.2
Value of dc-link capacitors	C = 6 mF
Required dc-link voltage	$U_{\rm DCw} = 150 \ V$
Switching frequency of IGBTs	$f_{swit} = 800 \text{ Hz}$








Fig. 8. Experiment – laboratory setup of single-phase multilevel converter under start-up sequence (converter load P = 0 kW) $U_{c,m1}$ – dc-link voltage on first cell [25 V/div], $U_{c,m2}$ – dc-link voltage on second cell [25 V/div], i– ac current (5A/div), $U_{c,m3}$ – dc-link voltage [25V/div].

Figure 9 shows converter behaviour in rectifier mode under steady-state condition with load 1.1 kW. The green signal represents ac grid voltage with zero phase shift with ac current (violet signal). The dark blue signal represents voltage on ac converter terminals u_{v_a} seven voltage levels for this case (it is due the correct functions of PS-PWM for

three H-bridge cells). The frequency of current ripple is 4800 Hz. That is result of PS-PWM and zero vectors alternating modulation technique.




Fig. 9. Experiment – laboratory stand of single-phase multilevel converter under steady-state (symmetrical converter load P = 1.1 kW) $u_{v,a}$ – Voltage at converter ac terminals [100 V/div], $U_{c,m2}$ – dc-link voltage on second cell [25 V/div], i – ac current (5 A/div), u_a – Voltage of ac source [100 V/div].




Fig. 10. Experiment – laboratory setup of single-phase multilevel converter under step change of non-symmetrical load (converter load 0 kW \rightarrow 1 kW, second cell load 90 %) U_{c_m1} – dc-link voltage on first cell [25 V/div], U_{c_m3} – dc-link voltage on second cell [25 V/div], i – ac current (5 A/div), U_{c_m3} – dc-link voltage [25 V/div].




Fig. 11. Experiment – steady after transient with non-symmetrical load from Fig. 8 (converter with non-symmetrical load P=1kW, second cell load 90 %) U_{c_m1} – dc-link voltage on first cell [25 V/div], U_{c_m3} – dc-link voltage on second cell [25 V/div], i – ac current (5 A/div), U_{c_m3} – dc-link voltage [25 V/div].

Figure 10 shows converter response on step change of load (with 10 % asymmetry for second cell). The light blue signal representing the voltage on dc-link of second cell rises faster because the load of this cell is lower than in other cells. Due to gradual control, PI controllers stabilize of all voltages at dc-links to required value 150 V (shown in Fig. 11).

IV. CONCLUSIONS

This paper presents prospective topology of ac/dc

multilevel converter connected directly to ac grid. The main attention is paid in the control and active power cell dc-link voltage balancing strategy of input active rectifier. Designed control of cascaded H-bridge voltage-source active rectifier provides sinusoidal current waveform shape (even for nonsymmetrical converter load). The algorithm provides voltage balancing on individual power cells directly at the control structure level. This simple and powerful approach can be easily achieved by using conventional PR and PI controllers. These types of controllers are industry-standard components and can be easily implemented in common processors. The paper consists of simulation results supported by experimental test on the laboratory prototypes.

REFERENCES

- Lin Xu, Yang Han, Jun-min Pan, Chen Chen, Gang Yao, Li–Dan Zhou, "Selective compensation strategies for the 3-Phase cascaded multilevel active power filter using ANF-based sequence decoupling scheme", *Elektronika ir elektrotechnika*, vol. 2, pp. 15–20, 2010.
- [2] Yang Han, Lin Xu, Gang Yao, Li-Dan Zhou, Mansoor, Chen Chen, "Operation principles and control strategies of cascaded H-bridge multilevel active power filter", *Elektronika ir elektrotechnika*, vol. 3, pp. 71–76, 2009.
- M. Pastor, J. Durdik, "Comparison of MPC and PI controller for gridconnected cascade inverter", *Elektronika ir elektrotechnika*, vol. 20, pp. 46–50, 2014. [Online]. Available: http://dx.doi.org/10.5755/j01.eee.20.6.7266
- [4] S. Rivera, S. Kouro, Bin Wu, J. I. Leon, J. Rodriguez, L. G. Franquelo, "Cascaded H-bridge multilevel converter multistring topology for large scale photovoltaic systems", *IEEE Int. Symposium Industrial Electronics (ISIE 2011)*, pp. 1837–1844. [Online]. Available: http://dx.doi.org/10.1109/isie.2011.5984437
- [5] V. Blahnik, J. Zak, Z. Peroutka, "Vector control of primary active rectifiers in traction converter with medium-frequency transformer", in *Proc. Power Electronics and Applications (EPE 2011)*, pp.1–9.
- [6] A. J. Watson, P. Wheeler, J. Clare, "A phase shift Selective Harmonic Elimination method for balancing capacitor voltages in a seven level cascaded H-Bridge rectifier", in *Proc. Power Electronics and Applications (EPE 2009)*, pp. 1–9.
- [7] A. Rufer, M. Veenstra, K. Gopakumar, "Asymmetric multilevel converter for high resolution voltage phasor generation", in *Proc. Power Electronics and Applications (EPE 1999)*, pp. 1–10.
- [8] H. Iman-Eini, J.-L. Schanen, S. Farhangi, J. Roudet, "A modular strategy for control and voltage balancing of cascaded H-Bridge rectifiers", *IEEE Trans. Power Electronics*, vol. 23, no. 5, pp. 2428– 2442, 2008. [Online]. Available: http://dx.doi.org/10.1109/TPEL.2008.2002055
- [9] S. Kouro, R. Bernal, H. Miranda, J. Rodriguez, J. Pontt, "Direct torque control with reduced switching losses for asymmetric multilevel inverter fed induction motor drives", *41st IEEE IAS Annu. Meeting*, pp. 2441–2446, 2006. http://dx.doi.org/10.1109/ias.2006.256882
- [10] V. Blahnik, Z. Peroutka, J. Talla, "Advanced control strategy for single-phase voltage-source active rectifier with low harmonic emission", *Journal of Electrical Engineering*, vol. 65, no. 2, pp. 121– 124, 2014. [Online]. Available: http://dx.doi.org/10.2478/jee-2014-0018
- [11] C. Roncero-Clemente, O. Husev, T. Jalakas, E. Romero-Cadaval, J. Zakis, V. Minambres-Marcos, "PWM for single phase 3L Z/qZ-source inverter with balanced power losses", *Elektronika ir elektrotechnika*, vol. 20, pp. 71–76, 2014. [Online]. Available: http://dx.doi.org/10.5755/j01.eee.20.6.7270
- [12] G. Gokmen, "Wavelet based reference current calculation method for active compensation systems", *Elektonika ir Elektrotechnika*, vol. 2, pp. 61–66, 2011.
- [13] A. Kessal, L. Rahmani, M. Mostefai, J. Gaubert, "Power factor correction based on fuzzy logic controller with fixed switching frequency", *Elektronika ir elektrotechnika*, vol. 2, pp. 67–72, 2012. [Online]. Available: http://dx.doi.org/10.5755/j01.eee.118.2.1176
 T. Kosan, M. Jara, D. Janik, Z. Peroutka, "Complete development platform for multi-level converters and complex control algorithms", in *Proc. 16th Int. Conf. on Mechatronics*, Brno, 2014, pp. 152–157. [Online]. Available: http://dx.doi.org/10.1109/mechatronika.2014. 7018251